Printable View
During rising edge OR falling edge of a clock, data are taken once within one clock cycle in an electronic circuit such as D-flipflop. Meanwhile for double data rate like DDR RAM, during rising edge AND falling edge of a clock, data are taken once respectively in one cycle. Am I right?
Does AGP 2x works the same way as I mentioned earlier?
How do AGP 4x and 8x card work?
Wow, that's actually a good question and I have never bothered to think about it before :p
What I found here just shows the various transfer rates and such, but I get the idea that it works differently that DDR, possibly a wider data bus? It just seems that with 8X AGP, 4 transfers on the rise and 4 on the fall, would be a bit tough. Honestly though, I just don't know :p