sequential logic circuits

This is a discussion on sequential logic circuits within the Tech Board forums, part of the Community Boards category; Hi people, I am having a tough time understanding sequential logical circuits, and example is here, maybe "flip flops" rings ...

  1. #1
    John1234
    Guest

    sequential logic circuits

    Hi people,
    I am having a tough time understanding sequential logical circuits, and example is here, maybe "flip flops" rings a bell. I just can't understand on my own what's going on with the truth table for it, how are things going in? like it says R=1 and S=0, so what goes on and where does the 2nd input for each NAND gate come from? generally, I don't understand, but the stuff before I do.

    http://computer.howstuffworks.com/boolean3.htm

    look at the 2nd diagram on the above page, that's what I mean,
    John

  2. #2
    C++ Developer XSquared's Avatar
    Join Date
    Jun 2002
    Location
    Ontario, Canada
    Posts
    2,718
    Don't you just love RS NAND flip flops? Try understanding a clocked J/K flip flop.

    I believe that the inital state of the second input for each NAND gate is assumed to be 0. The the result from each of the NANDs is queued up for the next NAND.
    Last edited by XSquared; 03-09-2003 at 09:46 PM.
    Naturally I didn't feel inspired enough to read all the links for you, since I already slaved away for long hours under a blistering sun pressing the search button after typing four whole words! - Quzah

    You. Fetch me my copy of the Wall Street Journal. You two, fight to the death - Stewie

  3. #3
    John1234
    Guest
    thanks,

    it's just hard to understand these things.

  4. #4
    Registered User SAMSAM's Avatar
    Join Date
    Nov 2001
    Posts
    218
    If i understand correctly your question,
    the gate is designed to take one input from the clock
    & one input from another transistor. the gate produces a single output which is always the opposite of the other transistor. when current 1 is sent from another transistor , the gate will close
    its nod for the clock door(switch open). which makes the
    final output 0.

Popular pages Recent additions subscribe to a feed

Similar Threads

  1. sequential file program
    By needhelpbad in forum C Programming
    Replies: 80
    Last Post: 06-08-2008, 02:04 PM
  2. Digital Logic
    By strokebow in forum Tech Board
    Replies: 3
    Last Post: 12-09-2006, 01:05 PM
  3. God
    By datainjector in forum A Brief History of Cprogramming.com
    Replies: 746
    Last Post: 12-22-2002, 12:01 PM
  4. Logic Circuits
    By Govtcheez in forum A Brief History of Cprogramming.com
    Replies: 20
    Last Post: 01-20-2002, 09:06 AM

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21